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ABSTRACT: A data acquisition system effects readout by 
clocking data from a tape into a storage register under control 
of a tape shift register. Data is clocked out of the data storage 
register by a clock shift register. A system clock drives a shift 
register and divide by 10 circuit which both regulates the 
translation of the data clocked out of the storage register from 
a parallel to a precise serial format, and also drives the clock 
shift register. Output signals from the tape shift register and 
from the clock shift register drive a digital servocontrol circuit 
to regulate the speed o f  the motor which drivzs the tape trans- 
port, to insure the data storage register neither '%overflows" 
nor "runs dry." 
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DATA T R A N S ~ R  SYSTEM which lake reference numerals identify lake clcnents, and r ~ r  
which. 
BACKGROUND OF THE IVVENTIION FIG 1 is a bFlocb daagram of a data trallsfcr syqte17 ~ ~ 3 . 1  r 
&? cer'hm data acqursntaon systems, such as a tape recorder fie inventive psnnciples, 
urt-: prcav~ded on board a satellite, rocket or other which 5 FIG 3 is a bFock diagram illbastratasap port~o-ss aT '-r stoaaa3a: 
4 :e- external anformation or whose inteinabpser- register and the readout unrt in more de%~rS, 
Co-mance 1s monitored, data 1s frequently recorded as pulses FiGS 3A and 3B together comprcse 3 scnernSDc ii.-$rar-~ 1- 
2~ h t ~  on a magne*.]~ tape. T:7ls technique 1s cowentionaEly h.strabng rn dehnl h"ie GtrcUatS of the unV$ ~*.ictonecj u thV the 
fcrmed Pulse Code ModuIatron (PCM) recordnng. Because of broken hnes in FIG 2, 
aberrations ~n eIze drnve system, when the recorded data ns read FIGS 4 and 9 are partias schematnc dneglrdse?~, en,?-gea wrth 
out, or passed to a telemetry system for transmsssnon and sub- respect to FIGS 3A and 3B, useful rn excli,-i-ibmg ?he: ozera:! In 
sequent acquasation, the data pulses removed from the mag- of the stages shown in FIGS 3A and 3 ~ ,  aind 
nefic tape "jitter." That is, there rs a difference nn time FIG. 6 as a block dsagram of a dnga~S s c r v o ~ o n ~ r i '  CITC,SIL 
between the instant at  which the data pulse actually occurs as , useful in the nnventnve system. 
-I *s read out of the b p c  recorder and the Instant at whech the 
data pulse wouHa occur rE tile data sate were steady and no? 
~u3jected to time vanatlons caused by srnpedect operataoo of 
eo%ponen& such as mechanacal components nn the tape 
rocorder. 
The Standards for Telemetry promulgated by the BRIG 
(inter-Range Instrumentation Group) specafy that for satisfac- 
tory data transmission the a!lowable bst jitter, over a time 
percod whlch rs 10 limes the period of a posative data transfer 
or bit period, cs plus or menus 10 percent of a bet pereod No 
Tagnetsc tape transport now available can satcsfy thrs stran- 
gent requarement at normaP b ~ t  or data rates because offunda- 
mental limatataons an the mechanncal c o n ~ r u c t ~ o o  and as- 
sembly methods of these transports. la is to obviate the jrtter or 
error consequent upon these basec Brmatataons of magnetic 
tape recorders en PCM data acqursatnon systems that the 
present enventnon has been provlded 
SUMMARY OF THE INVENTION 
The. present rnventaon finds ubdaty rn a data transfer system 
whrcb rncLeides a tape transport and a tmagpetic tape medaum 
8- starmg soth da:a 1-fomatson and tlm~ng rnCormatnon on 
.be tape A motor In the recorder operates lo drve  the mag- 
nctsc tape transport In a preferred emoodiment the present 
wventloa comprises a storage regaster for acceptnng the "gat- 
tery' data ~n%rmattca from the tape recorder, the data being 
gated lr wath recevfit of the tnmnng enformairon from the same 
recorder A re ado^? anlt as provnded both for applyang precise 
+*,-,. LI ng s:g-rals to the storage regaster to seguia?e read out of the 
,ntter-P'see data informataon from the storage regnster, and for 
recelvxng the data informatson as 1"s read out In a preferred 
embodanent a parallel-to-sena3 converter and temporary 
~ I f e r  slorage unrt were used to apply thc precnse timsng 
s y3s&s and read out the data an sereal format but of course 
other eqcipment can be atailzed En place of this converter 
-,J 1e7 a para1lel-to-seraa' converswn 1s not required 
A conhohcarcrr-t FS aim provaded, and 13 coupled to the 
motoT rn the tape recorder for regulalrng the speed of this mo- 
.or Thcs control cvcua: has a f i rst  ,nprrt connectaon for receev- 
. ~ g  a first set of trmnng sagnais sszd~catang the rate a? whlch dam 
1s t rader-ed Crop the taoe recorder lceo the storage regrster, 
and a secosd Input copnecteoa :or recelvang a second set of 
mnng  ssgnals mdncatang the sate at whnch data as transferred 
f ~ o m  the storage regrstsr aato the parallel-to-serlaB converter 
or other readout dnlt 'n accordance wrth the Inventwe 
reachang, the c a ~ t r o l  CrrCUG. draves the motor at a speed such 
GENERAL SYSTEM C0NSQDIEWA"rlONS 
FIG. 1 shows a tape recorder 10, whrch rnskuaes c 78010: l l 
connected to drive a tape transport 12, ahovr~  cor~grestrg 2 
paw of reels 13, 14 for supplyang and t o h g  up  2 rnagrpe"8c 
tape 15 as the tape passes adjacent hcada Be*, 17 *o oeo~~rde 
eleckrncai output signals over conductor: 18, 20 A -pi sjsteal" 
can be utallzed to supply tamang data sign:ilb aver ronducao- B b 
to storage reglsker 21 in timed relation wrih the pasrtpe of &re 
sagnds over conductor 20 to the storage regrstrr to load tqs" 
data anto this regmstea to load the dara into th8s regvtcr 
Another timnng signal, sagnifyung the r?te a? atbicsr dat? hr 
ioaded Into the storage reglstea 21, as p-bseec aver conduct ;r 
22 and applied to one of the mput c o n n e c t t ~ n ~  ef CCIS;"TO{ i t s  
cuit 23. 
A readout unrt 24 as also provaded, a m  this u n 4 r  applres 
precise k:mang signals over conductor li5 to "he itr>.agc *e- 
gsster to gate out or unload the data wrrch the pryreter  hat 
prevaoiasby receaved over conductor 20 Rcm the taoc re;asder 
It us ernphasazed that the stability (Eeedom Irom intte:) or : rc 
data read out of the storage register rs $ e t e r ~ , - c c  k7Te?\ 1 9  
the characteristccs of the precrse tlmnng 5 gn n?? 3 r  he pre i  4~ 
tsmsng reference unit, sucl~ unit may be c*ykvdl CO- *roikc! LC 
provide very hrgh stability Under a13 ccn.ntron., " r i  s7a\ibt:y Y'" 
the data read out 1s andependent of the e-ro-s ev s, i +eve ?e 
In direct readout from thc d r l v e ~  tape transpcrt T 5 3  c at3 "b -9 
read out of storage reglster 21 as passed .,\el. c m c  'stor 25 i. 
reaoolae unit 24, for wtllnzatron by a corsp,re- pr-3 ; our a r- i 
or other assocaated equnpment ~vhlch CAI? hc ~ o r ~ s ~ d e ~ e t '  d b  
withan unit 24 or as 2 separate componcn:, tile s l ! u b  ~ ~ t a o r ~  y B  
whch would not be helpful to a complete uace-urstandi~g ui t+t: 
anventson 
The rate at whnch daka as reakP out of -torage scsa$ter 51 
represented by another signal passed over iormuctor 27 :o thc 
other anput connectnon of control crrcur9 13 Th*s ccntrcii a t -  
cuat 23 nay  comprise a deg~tai servoco-crol ai-rangssner-" for  
prov~dsng a control sagnal over conducfoq 28 tc nit :or & B t c \  
regulate the speed of motor 1 l as a func' ')r". of 'Tsc * me ressS 
eaonsh~p between the anput snpnaQs whxch C ? I P - O F  C ~ ' C L ~ ,  2? 
recerves over conductors 222 and 27 Weclust. t * ; ~  &-put  
skgnals represent the sates at whnch dafd $7 ~358cd  nm d f * ~  
removed from storage regnster 21, the data i e -~ ra  ~**:-rn thc r e -  
gister as rnanntaaned witlhin appropriate bmets to me, re there ,\ 
neither an excess nor'a shortage of data *7 + a i ~  <to*rge regr\ier 
dursng system operataow 
- 
:?at the storage register always has data stored therein, and 
the regaster neither ~ v e ~ o w s  nor runs dry This system SYSTEM BLOCK DBPB@Rllal\< 
p~oduces an output signal an which the data srgnais occur with 65 FIG 2 shows the storage regnster aro r i U d d ~ :  un:r ~ e .  
8 precmon equal to that of the preclse temine; slgnaEs supplied somewhat more detailed form That as, t'>e \tiwage reg,ste- 17 
by the m?aas:er clock, and $he cata output sagnals are thus dlca.ed by a sangle block 21 in FIG B <~ctr., (1 .L COT ornsck 
compktely free of the errors caused by the rmperfectlons In- d a e  storage register 35, a tape shah reglstcr Jfi, a ~ d  a c b o ~  c 
hevent in the taee trznsprt  system shrft regrsrer 37. Data storage reglotor 3P ~ C L L ~  < i f  (r;er  rat^ 
THE nyawrhros 73 stzges adci;.!~fie$ by the numera's 40-43 561 -1' 6S -63 'C 
-72,  a d  80-83 As wr'l be drlscrabecE . -p c e"3 
hiow En order to acqualrt those skiLied in the art with the sequently, each unnt or block wnthin da t i  .;:oYi$c -e; 4 e- - 4  
bas* moae ca~tccmgla~ed foi?; mak~ng and useng the rnvenr;iorm, a a magnetas shaft reglste- stage wrth 4- -n r t  BA %lrp  "r 
precerred ernbodment tinereofw~li be descrabed en connectson receq\ing tape data srgnais over aae of t'xe - 7 - t  1 L > 4 ~ : * c  
~v~:Ughe accompanylng drawengs, in the several FIGS of 75 90-94, an output wrndlng for pasc7ng - 0213 ct g-a % ,: 
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o - c  2" the o ~ : p ~  conductors 100-104, a first shift windang swatchang or base wanding 84, a feedback wtnding 85 and a 
'-7 croec ng data IP responssve to receipt of a sh~fb-in signal dwve winding 86. Transfer winding 78 as coupled between 
C Z I F -  onl: or ~o~ndu:P.on 110-113, and a second shift winding conductors 49c and 87 One end of base windxnp 14 85 coupled 
7: ~rn'oad\ng data i esponsave to a shift-out s~gnal recelved to the common connectnon between diode 95 and the base 966 
o t -  3or: if c ~ ~ c i 2 2 c t o ~ ~  120-123. 5 of an NPN type transnskor 96, whach also has an emitter 96e 
r ??urah~?, o"d-  %cro or amplifiers 130-134 are respective- and a collector 96c The same common connectaon ia also 
* .;c b%ween the conductors 100-104, whlch coupled to timing slgnai output C Q ~ ~ U C ~ Q T  22 
r ,~s - ' - a~~e  [T  d,& an paralle! format from the storage register The anode of dnode 95 1s coupled to conductor 97, and 
" ,a-: ,'ce OP. t * 3 ~ f  ~oqductors 140-144, which output con- emitter 96e rs coupled to conductor 98 Collector 96c is cou- 
d cto-c 3ars - rs caded data to a temporary buffer storage pled to one end of feedback wanding 85, and the other side of 
r:g 2 5  Ya,>qgo r;-,ss 159-1iJ4 this windnng 8s coupled through a diode 109 to conductor 106 
5 3  ft rr-g,siz- 26 comprases four stages 45-48. A re- One end of drive wnndnng 86 is coupled to a conductor 107, 
g ster c -  ver 44 rs coi~pked between conductor 18 and another and the other end of thus windang ns coupled over conductor 
Y 3 - 6 ~ ~  igY 40 Y I  iliqc- wov:des tlmang input signals to tape shaft 1 BO to one end of shnfi-1n drive wnndnng 114 of core 119 an 
- - as , :. 7 %  to etcec: the sequenual loading ofthe parallel data l 5  stage 40 The other end of winding 114 rs coupled over con- 
s 31- a s ---seat on conductors 90-94 into data storage re- ductor 116 nn sene8 wrth the sh~ft-an dnve wnndnngs of each of 
g C; 35 , ke :he orher drivers shown an FIG. 2, stage 44 as an stages 50, 68, 70 and 80 (not vlsrb?e 8n FIG 4) The shtft-out 
2-n? ifier 111 ' zF ,~  10 rncreae the level of the signal received drave wandnng 117 of stage 40 ns coupled between ~oplductors 
ourr- conductor 98 and enhance the accuracy of system opera- 20 120 and 124, and conductor 124 8s coupled through a dnode 
L,,ar *'je cJ3ye:s are not necessav to the basic lnterconnec- 127 to conductor $0 and the other snde of wanding 126 is cola- 
.? ~ n c  aserzi~op ..I- the anventnve system pled to conductor 128, one end of read-out wsndlng 135 1s also 
/,nol-e- d-yvrr 6-4 1s shown connected between a preclsaon coupled to common coriductoh 128 The other end of wandlng 
OCB: 31a4,- 2 1 ~ ~ 1 ~  31 and +&e first stage of assembly 55, which 1s 135 IS coupied through a diode 936 to conductor 800 Wnth 
a reg,sier art:: dFv3de by 1 ~ "  carsuit. circuit 59 includes 25 thrsident~ficat~on f the wnndlngs and control connectaons of 
1 3 fie. 6 -"?&I connected for Cycglcal In a. tbe stages referred to the enlarged showing rn FIG 4, samllar 
'c -o\/n "i nrle:: av sLircesssve clock pulses are received from temmology will be employed in a descrrptaon of c~rcuat opera- 
c c ncl ~ q c  ,-1113- clnceaats. That IS, as the first clock pulse 1s Oaon In connectaon wakh 3A 
c-L\iec slare of stags 161 ls changed from 0 to 1, and as AS there shown, after core 77 of stage 45 has been set as 
'' c seco-14 ciock osjse IS receeved $om &aveP 54, stage 162 Is 30 described above, a first timing sagnal 1s received between con- 
peer- ,, a,iffcrewt state (from 0 to 1) as stage 161 as ductors 499a and 4% Thus taming pulse swttches the remaslent 
--  ~.-ned *3 1*5 ?Itla" atage ( 0 )  H n  its operatnon stage 149 magnetic state of core 77 from the B condntlon back to 0 and 
--nc r30?> stage 152 for subsequent operaenon and appares a "nd"c" sWal  voltages nn the other windsngs  he voltage 
-cadcu or ~neer-ogabson pulse over c ~ n d ~ ~ a ~ ~  380 to stage across base wnndang 84 causes current flow lnio 
sp ,he CewDor3ry bufier array 38, gabnng out the 35 base 966 of transastor 96 and rapadly swatches thas taansnsbor on 
vnq{>rma*,ron stored in stage 150 for passage over conduc- to a path for current whach flows from lnpun conduc- 
Lo,. 23 e\,- iited 2qialpment ~ ~ k ~ ~ i ~ ~  when third tor 1 4 9 ~ ~  through the sernes-coupled shift-an drive windnngs of 
6 oc, 0 ~ 1  e s ;ecel ~ e d  stage 163 be switched, stage 164 Stages 83, 73, 63, s3 and 43, over conduceor 'I3, she 
I bc sl, ialt o-e-J and a @in@: or readout pulse will be w'nding of stage 48 In the tape shrift conductor 
4 - * ~ c G  ow- ccT eiu:tot 181 to stage 151 over conductor 33  to 4Q daode 109, feedback wandrng 85 of stage 45, the collector- 
Jsslr7ai-d ?+ -.ent Semllarly the fifth, seventh and e m a P t e ~ a t h  of transastor 96? 98 and 138 !() 
CCc,.,z~ f om 31 and driver 54 sequentially ground the ~ ~ ~ ~ l l ~ ~  bits then pre'ent On 
d-.ioar -I, 'Fio,.n stages 152, B53 and 154 and the un-  conductor^ 90-94 are simultaneously shafted sn over their 
l ~ a ~ : ~  * S ~ S  ,re 3asst:Cg ~ r a  ser~al format over conductor 33 to 45 respectwe read-an wlndings and stored In the cores of stages 
: t asscc aier, eqa p ?rent As stage 168 is operated from the O 43,53,63,73 and 8 3  Because stage 48 was condntloned for subsequent swltchtng 
L- " qfe e an6 stage 1169 ns conditaoned for operatmn, a tim~ng 
s 2 1 ~ 1  v r o v d e $  cs/cs candn~ctor 25 to another reglster driver as the data bits were loaded into stages 43 ,53 ,63 ,73  and 83, 
when the next tape tamtng pulse from drlver 44 aoalves over Stl r i '~nc 111 2-q pr3vides a tamang signal at a preclse kequen- 
conductors 4%. $9d, stage 48 IS swatched and stage 47 n8 con- 
c I 7ves ccnd~e.or 5-q to stage 68 of clock shift regnster 37. 
-.-- 
%I datnoned At the same tnme the data bats on conductors 90-94 
, .s :rmrrs pulse to the clock shaft register will provide a 
are loaded into stages 42, 52, 62,72 and 82 As the next tina- 
sq9"-out sagna? from the aparoarlate one of stages 65-68 and pulse received, this rime over conductors 49n ;and 49c to 
*-F assoc a+ed one of co~ductoas 120-123 to one column of 
alter the state of stage 47 and condation slage 46 for "re next 
t7e stage., wl:,han data storage regaster 35 and thus shift out swatsh~ng operation, a shtft-in pulse IS applned to the shaft-in 
awtne-  ;asa!k' sr t  of data hits over conductors 100-104, 55 drive wind~ngs of each of stages 411, 54,61, 71 and 81 In d a b  drl less $3C--11?;4, and conductors 140-144 into stages 150- storage register 39. As next tnmsng from regaster 
-"54 cr^ ''Ic buffer storage array 38. These data driver 44 Is applied conductors 49h, 49;d, the of 
21:" ,us: 3adeo *ul parallel format will thereafter be unloaded stage 46 changed, 45 is condat,oned, and a shnfa-Fn 
a. n -c?r a ;-an cf ~nlormabaon blts as the next 10 timing pulses 60 pulse over conductor to the shaft-in drnve 
a-c secc \ed from ciock 31 and draver 54 to drive circuit 55 windings of each of 60, 70 and 8Q In storage re- 
>'*r3 ?gf" p-? " : e ~  complete cycle and sequentually unload the glster 35 to load in the data on conductors As, the 
ages \ $  +"?r lempoi.ary buffer storage unit 38. With this mi- next tnming pulse Pecelved from drrver 44 over 
? a, ~cr .>ectvv of the nnventive arrangement, a more detailed 49a, 4%c, this pulse switches 45 and condiptons svage 
cescvIg. cv s ' w q v v  be provided. 65 for operataon as a shaft-ln pulse is applied over conductor 133 
DETAILED 1)ESCHBIPTBON OF THE INVENTION to the shlft-nn d r~ve  windlngs of each of btages 43. 53, 63, 73 
and 83. 
Consid-rr~g FIG 3A, at the upper nght-hand corner a pair Each time stage 45 ns switched, a sangle tamang pulse i s  ss- 
o* npt  t conc lctoas 49a and 496 are shown. Over these con- sued from wlndlng 84  over conductor 22 to inducats to the 
als:ars C mt-g s,gnais are recenved to load the ~npu t  data 70 digftal servoconbroQ cnrcujt 23 that rape ~hnft regabler 36 had 
up- z on m"aclactors 90-94 Into one column of stages an just been cycled through one complete cycle of operabvon :n 
ca a stor, z% r ~ g ~ ~ t ? i -  35. It IS assumed that as the system as nnl- ehas way the tape shaft regaster 36 ns cont~n~ously  c cled when 
: .a 'y e?ee.gvcc, a ccndataonnng signal as applled over ring set successave changes In the stake of each of stages 45-48 as the 
ca-jeucr? -s " 4,75 (see FIG. 4) to set windsng 76 on core 97 of tape data llmlng sngnals are appPned over conductors 49da-49d 
\*c7e *I5 0 7 1  i \as same core are a transfer w~ndlng 78, a 75 Po the tape shaft regsster Wegaster draver 44 can include a mu1- 
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*,.,rb:ator carcua:, or frequency divider circuit. or any other first driving pdse  as receaved Born c:r ver 54 -96: dgpt eL 
,-,a>7 ,,,.-,mown ' means for dpveding 8P8c timang srgnals received between conductors 171, 172, current $@ws throegh oritde 
eve- a s:~.gle condLlctor 1% for aleernate passage over conduc- 173 and the sedes-coupled transfer we.id:ngb uif eech a" \txgcr, 
:ces A9a, 49canc! 496,49dto the tape shift regnster. 162, 164, 166, 168 and 170 The fecc~ack  r ~ , ~ d t ? q  of $ r i f e  
Oicourse if the tape shift regkster had been cont~nuousEy cy- 5 170 is coupled over conductor 174 nn serfies with t-ac feea!s?ck 
c A c l  a3 gust descr~bed the cong:nuous Ooadnng of the data bits winding 1'75 of the first stage 161 of the shrft *cplater and GI 
Ode" conducto~s 90-94 into the data srorage regsster would v i ~ e  by 10 circuit. Accordnngiy at  Fhrs Il~~awae-'s s:t[:c: 161 - - 
F:.,e caused the register to overflow 1," the data had not been the 1 condateon so reeeept of the next prec i:ly ""e p 4 k i  
s"-, Sed ou: at a rate cko~e>y ap3-ox-matrng the speed at whech from driver 54 w ~ l l  swatch the core 176 ohtamc 5 8  bas\, +i 
dz53 :s sucte l  :n To tb:s end t"ae c l o d  sshrct regaster 37 rs con- the 0 state 
*,-n.ous:y s:cled ac ti.,: precise s m - r g  pulses suppl ed Born re- Recerrnng now to FIG $, the next c osk w.se *%sued fi~.s. 
G "er cr\ver 56 are appBqed f i r s t  between co~ductors JPo, 576, dnves 54 is applied between conduc^urs P 7' B "8 to cr*ahisi, 
:'er be?qrien condactors 57&, 570, next between conductors current Wow through diode 185 arto t?e sci re$-co AD cc  
f 7a, 57c, and so forth lor a manner vdh:ch well be apparent from Qransfer wandings of each of stages 167, 163, IGC, 16"" ~ P L .  
the prerfous exphantnon in connectnon with tape shift regaster 169. Accordsngly sngnd voihges are rneerced @.a La,* v t.n.1 
". FEocIc shift regsisp 37 alr,o bas a pan of input conductors I87 and feedback wanding 188 of stage I61 
:49, I46 for applying a co0dition:ng pulse to 84ae set winding At this time a suitable operating potenasdl s sbqe suppbse: 
of stage 69 when the * q c  em as htsally energized Reg~ster 37 (or thas potential can be maintanned coi-t~r?sr<.sucE~' in conduc 
.;.rov,der, output tmlng sngnaks over conductor 27 to the dlgitak 20 tor 190, which is coupled to the interrogation twrrasng I91 o' 
servoconeoB c~rrcuit 23, one pulse being issued each time stage stage 150 and also to the interrogation wsndnng aafcacla oB eke 
65 is swntshec! to indicate the clock shnR register has been other stages 151-154 an the temporary buffen sto wse regrptc" 
dmven through one complete cycle of o7serateon 38 Thus the signal nnduced en base ~vti~ding 187 f\( stage 167 
A onring pulse on conductors 57a, 57c swatches stage 65 operates in a manner obvrous from the I;rrc%nous ex.i.:dstatsoq 
and condi?ions stage 68 for operation, simultsneously apply- 25 shaft registers 36 and 37 to rapidly gate or, iransrt:or 102  in^ 
sng a segnal to the seraes-coupled shaft-oat drnve wandings of complete the path for current flow t h ~ ~ ~ g h  Eh 9 lfdnvbtdr 
stages $3, 53, 63, 73 anc' 83 The data bats are shsfted out of whsch path extends from ground over diode 193, conducrr 
these stages over conductors BOO-$04, dr~vers 130-134, 194, &ode 895, the emitter-collector path of trzlnslstos 991 
and conductors 14@-144 into stages 150-154 of register 38. feedback windung 188 ofstage 161, conductor 196, bh~k wew 
These bits are serrally unloaded from register 38, as will be ex- 30 ing 897 of stage 162, conductor 180, and ankcrrngatcon wrni 
plained hereinafter, becore the next tirneng pulse is supplned by ing 1191 of stage 150 to conductor 190 Thuv rpterrogd:eor 
register driver 56. Thns next pulse as applaed over conductors operation effectively reads out any brb stored In stags: 1JQ nrcr  
57b, 57d to switch stage 68 from B to 0, condition stage 67 by the output wanding 200, diode 201, and output ces?cuct;r% 
sw~tching it from O to 1, and applying readout signals to these- J3a, 3% to associated equipment (not show:?' X e  uzijir b f 
ries-coupled shaft-out drsve wznd~wgs of stages 42, 52, 62, 72 35 was prevaously shifted in over conducst,r 140 ,ind tqoatt wrjitP 
and 82. ?-he operatson of clock shift register 37 rs idenracal to Ing 202. The other input windnng 293 I cprese-ts d.r suxatidrq 
that of tape skf t  regrster 36. ~npu t  connection over whtch data cam 1:s pa\& c'*recely rr:(t 
Ir 1s noted that a pav of diodes 147, 348 are coupled rn the the temporary buffer storsge array 38 over ccri?in:o:s iq" 
base reicrn path of cbck  shaft register 37, and o l e  daode 155 -208, wnth conductor 210 bemg F'W GO-xrci* L O ~ C ~ L P O ~ :  \>bev 
:s canepled in t:he ewqttes return path These connections are 4.0 which the respectave aiaxnl~ary *lndpngs of st,gc.i : S O - ' l i t  
analogous to the coanectaons of diodes 156, 157 In the base are connected These auxiliary co~l.iec? er,  re-75 
return path of tape shrft ceglster 36, and the s~ngle diode 138 and enhanced ufelity to the snventrve \116;1c~, .n "h 1: *dr,i",, 
rn the emrt"ir return path of thss same regester The Im- bnt data can be accepted from other z ~ x f i - c q l :  s i - &a - ,c c 
20-tanci: ofthese Giodes will now be descrbed In connection recetvers, teletype unats, and so fovth, di70 c o n c e : & ~  u :C 3 
N i?:~ FIG. 4. 45 a, Cormat an the units 38 annd 5% 
T%e ser.es circuit coupled to feedback wanding 85 sncEudes boon application of the next cSocTh: I'smlng puke wh cn 1s 
the negr.gable resistance of the collector-emntter path of receeved over conductors 171, 17%: fron d* lvc-  54 5(ir cote 
e~anCsror 96, a2d the resistances of dnodes 185 and 138 How- stage 162 1s swntched from the 1 back I !be C state drtd at,q:- 
c\er 3eP~een basc w m C ~ r ~  84 :or the base of transestor 96) 163 is swatched from the 0 to the 1 slatc Re~ t l  pt r auccee: 
and ground 4e.c 1s a res-stance o!.thrce senes-coupled diodes " rng clock riming pulses drnves the pard ri to s a r ~  v conher.:- 
P r .  2.56 and :57.  Accorclng'y wj:h the lower resnstance con- 30 in a continuous operateon en a rnanlrr - , :~r~es"  irori t " ~  
nested i7 SCT.CS both w:th i \e fcedback w~nding of stage 45 explanat~on In connectaon wkk FIG 5 
c ~ d  the d;lve wrrrding cf stage 48, a larger current flows It as apparent that with subsequen: wl*c"iirg eC \tage p63 
thereat-rough to swa?c% the core nn stage 48 from 0 to 1 before 55 from 1 to 0 and condatsonrng of stage U E , ~  by .tt*tc'P*-rg erom 
cyraent ?xiis c e a ~ ~ d  $0 POW rn feedback piznd~ng 85 of stage 45, to 0, the b?t then stored rn stage 15% waEP ,.:so s s  v.did out evrr 
:hat :s, bcfore sage  45  (more specs5cally core 77) has been conductors 33e, 33b. In the same map-e rLe car,\el br+< 
swltched "roq T. back to @ A ~ o f h e r  way of expresssng ehss seqr~entaally gated out of stages 152-1f"J to a* 3vi-e ,a Dre ir? 
noeea:lon "s that the sw~tchrng 5st is "stuffed in to"  stage 48, tram ofseraal data pulses for use wi6h a: ,os ate<' ccu qrne-i* 
~ * d  this stuffing operathim :s  compieted, before the bni as 60 I? is noted that the sync ~ r ~ i s e  whxch P pa- ,2c ode- conk dc 
ccsmplezery removed &from stage 45 fh'lth receipt of the next tor 25 (for passage through the registem d ~ r v ~ q  56 2-d JPCY 
~lrning puke over condvctor 496, the core of stage 48 will be tnon of the ciock shsb register 37)  as co~ip'ce *o 7:-e tranb" 
sw~tcbed back from 1 :o 0 after stage 47 is akeady "'stuEed" wznd~ng of stage 168. By sclecttng the appro.wl.*c %%age 4~ - 
wrtb a bit or sw":c'cec? f~otn C* *o the 1 condition sync connection a desired phase d r s ~ l a c e r ~ c r t  between k k ~  
Cccsa2er~t.g now the operaem- of the system after five $5 tiasngssgnais applied to cligatal servocoriso ,I c~ ( ~3 n I-c 
oara'rlel bais have h e n  pcsscd over conductors E4Q-I44 ~ n t o  establrshed h o C h e ~  ad:ustrnent of thi< \ce o 1 erznce 1. 
,he respectwe temporary bu?e: storage stages 150-154, also be effected 5y reguhtang the t;irne c q-r+i;in : r)perd r: - 
9a:aYer-to-serA converqcr 5.5(YC 33)  operates .;eguenCZah:y unses withan the digital sesvocoantrol c :~c-  r ,  ,- i :i e ip7.t-c - 
no gate r'ze Ca?a 3.k ocb OF temporary buffep storage 38 over from the foliioweng descripiron. 
c:rCvct=.rs 330,536 19 1s assume2 LP?a? as the eqL:omentn.i am- 70 5-G 6 shows a scbcma+~c diagram OF.. 6'1.; ., ;*~-*-n' c - ,"- + 
.:ally enes-gized a sagpal is appl ed over csszrxtors 158,16Q?o su table for regutat-ng thc speed on -rc:rt 1 * tbc c 7 . 
" e  cet w ~ r d  rg of s:a,ee *6QS, whrch r-.duces a srgrrahn the basc reccrdee a: a rate whrch ~ a ~ n t a l ~ : ,  the :-<r6 * , o ' c * & . i  i 
vvm'qng o't'qas stage wb ch gates *ls aczoc ated Cransrstor on to storage reys8f.r between bpproor ~ t e  ! r tl, "-i 1. - - c t -1  ~r 
com.rslete a path %?'or e.mrcnt P0w :hroug+ *he feedback wsnd- tor 22, wbzch receeves srgl-ids fro- thi: A >p -'- * -sv*"- 7 
.t?g of stage 169 and the shsfi. w~ndlng oFstage 170 Thus as the 7 5  dennterg the rate ~t w[ax~;h data rs fed 3 r t c .  ;- * - -  - , cr VL 
3,571,801 
7 8 
3 qY& 1 ~ 3 u 7 1 e d  1 i70ugh a limiting amplifier stage 220 to a trigger stage 221. The output on stage 221 as passed over con- 
S~'.snltr -r pg-r 91" quare  wave generator stage 22 ll A first ductor 222 to initiate operahon of the sezses-coupled one aRot 
A-32: tor nsc 1011 Fc- stage 221 is made over conductor 222 rnaaltivlbaator 223, 229. Sr is noted that by varying the total 
c 2 ls  CEi" e"  or *et connection of a one shot (OSP multivibra- tsme duraelon of thrs effectnve delay lnne (223, 225) another 
3* "?a3 he 0 o ~ r o r ,  ternxsaa!! of which is coupled over con- 5 measure of segulatnon of the phase control between sagnals ap- 
c' .; 3- "B4 '-c anor'aer one shot mu9tivibrator stage 225. In a peanng on conductors 22 and 27 can be effected. 
- * -A-  ,.A-~ec - ~ b a ? r l ' ~ r , ~ t  each of stages 223 and 225 were The output signal from one shot multivnbrator 225 as applned 
e 2:,2? +c 7-ve zr- OPeFaUng m e  of 490 mncroseconds, so to flap-flop stage 230, to another one shot multivibrator stage 
La ~:'+,'"er -'csc **RiQ sfages comprise (in effect) a 980 227, and to an nnpaat connection of double A N D  gate 233. The 
C t . ? r , C ~  *L 7 21, ? "  2 T'16 9 o u t ~ u t  Cenninal of stage 225 is Q output teminal of one shop stage 227 1s also coupled 
:C- cd oVCp L 3 " l - U C r O p  226 to the Set Input connection of another input terminal of gate 232 ?#'ahh signals now present 
ru '.ic* re" e . b  3t Aj'rl~lbral~r 227, and the same terminal on ~ o n d u ~ ~ o r ~  233 an$ 231, as the next eemlng pulse 1s 
~ ! \ t  *; e :'a"+ -ihapli'? over conductors 226,228 Z O  the upper received over conductor 22 and 1walEate.y operation of SehnnraP 
~ ~ J , " : . - -  0 ')P cCr: f ~ n ~ - f l o p  stage 230 A thlrd connection IS tpagger 221, another pules: 1s ayplsed over conlducto~ 234 and 
7 " : ' O  $1 I?*: 2 C4*D111 termlnal of stage 225 over conductor an output signal Issues &om gate 232 over conductor 235 
' Z  C) i+" ia X ?  er nGUE conaectron of a double AND gate 232. Tihis output sagmnal ctuates one gho2 m ~ l t q h r a t o r  236, whnch 
"o-  2-r;-3- 15 -8il.e of stage 227 is selected to be shoP4 ~ 9 t h  apphes an output signal to the lower Input connectlow of alp-  
%% -:* *a ka oi ,rages 223, 225. En a preferred embodiment flop 23 ,~ ,  returnnng stage 230 to r" scc,:m,ii cont-Jrtcon ~ c -  
-il,,~ 2.2- ' iC. ZP C~C'ailng tnme of 40 microseconds. An out- 20 thas time perlo& between ahe o p c ~ a t ~ o n  fytage 255 
-t -c-rec% an 1, -ar'e from the @ termind of Stage 227 over to the stale of stage 230 and the reset of stage 230, 
-ole ,*-T "9 ' :3 *L're upper input. aerrnhnal of gate 232. The determines the enme ~ p e ~ a b ~ ~ ~  of width modulator 
o 2 -  n3J zanllectwa to double AND gate 232 is made over 240 and thus the tsme at ~n out.;.eat pulse ns assued over 
c;: ,* ;tor 931. ~VI- ls'i recenves signals from Schmite trigger conducaoP 241 to rebet fiiP-flop, 242 deenerglze dzilver 
31; 25 244 The voltage whlch the motor "'sees" is cssentaally a 
- 
2 3 - 3 7  a ~ " - x t  .crmjnal from gate 232 IS coupled over state voltage of a duraPaon oufficicnc manne;sln 
:r c -::c $35 c rk- set i7put termrnal of stage 236, which is desired phase dnfferencc between whach data 
3 -i'ci "- +'" In a preferred embodnment slage cloc&ed l n ~ o  the storage regnstcr the rate at whtch the datd 
- i t  
a - 73: as operat ng :!we of 10 m~croseconds. The 0 output , read out should the load on the chznge because of 
a a b l  stzge 236 1s cosnpled o m  conductor 237 to the p0 conditions an the tape the servos).stem aulornatl- 
3 er - n i l  
na' 2307 whnch OuQut tally compensates to provnde accurate opebarnon of the 
- c  'P - 3  s C C L ~ I C  ~ v e r  conductor 238 to a pulse wrdth complete 
-I--' 23'10- 240 TPz c7rcuatrq wathln pulse modulator 240 Any small changes an the rate an ,.,,hlch data is fed the 
Der4 -s c -k 'own manner, such as by charging con&ol buffer storage will effecelvely &ange the length of the 
r3.c a:: to-s cr 2 egib,ted time period, to produce an output 35 pergod dusang which nlp-fiop 230 Is to 
311 s: inkT 's E S L ~ C ~ ~ O P  of the t:me period that flrp-flop 230 respondangly change the elme at whach the 
--* i m s  7 'b c w d l r w n  FOP e:~ample, a pulse can be from modulator 240 deenaePglze driver 144 
-.. , "1 ,,cec 2 *c enc 3l this pe~ iod  to apply a signal over con- 
J J - L ~ .  Zf " t3  ,qc L Y ~ C T  "nput terminal of flip-flop 242, the O SUMMARY 
3 2  3 a 1,-11 qz' P" + 43 5; ts coi?pled over conductor 243 and a 40 
i ,es sr,gz 2 i b  :he base of an NPN-type transistor 245 The present invent~on provndes an accurate, fast-opefiatlng 
-& Illdci3r, - , rZPSIStor over conductor 28 to system for discharging data from a magnerlc tape, which data 
,at , 3 ~ x  % ,, other sade *fwhich a suntabge posn- US subjected to jitter or time-displacement errorb by reason of 
Y, erI .T-  ooken,na. is provided over 244, A the fundamental lnmataalons of the mechanacai tape transport 
~ a c  LB" ic; ed parallel with motor B B  45 However by utallznng the precrse tnmrng i:gnals from the clock 
- :le cab- ca;? ,3f 'F64=. 6 input conductor 27, which sh~f t  regnster as a reference, to govern the rate d i  which data IS 
re;:" i - s  .a ,- s gniAs fI;.a3m the ,-lock shift register 37 denotnng shrfted out of the register, jstter-free output  data as obtanned 
-2 2 e VI ,ic- l i e  data. pulses are unloaded from the from the regnster at a very preclse rate and ~onnp ie t c (~  free of 
a?e rea :, lipled ahsough a \innitlng amplafier 2543 to the errors whsch wese present as the data was shifted anto the 
S( --.T~: .- gEx ri"d3e 258. One output signal froan stage 251 regnster By correlatnng the speed of motor 18 as a funcB10n of 
,zxda obtr tor; jbceog 252 and applied the set input con- the tlme antebval between receapt of one set of tamany slgnahs 
2 -  oc  one ~;^ulglvlbrator 253, the 0 output connec- over conductor 27 and another set of tlmang signal§ over con- 
3- 3" W -  ( 17 s ~ ~ . * e j e d  over a c~nc+u;tor 254 to the upper ductor 22, controi carcult 23  automatrcaily regulates motor " 
**gut ;konrxc.!on o f 3  f .* -23p 255 55 to drnve the tape transport at the approprlaie speed In nh~s 
"- fie ~ovai:" 39:p.d c ~ ~ ~ n e c t ~ o n  from double AND gate 232 is way the amount of data wathin register 35 as always regulated 
23~: cd 3Wl. i C O ~ C L C ~ U T  256 to the upper input connection wnthln suatable limlts to operate at the maxamwm speed psossr- 
oL C~-i-?ior: $:age 242 The same output connection of stage ble without causing overflow of the register k~kewise the 
>>:, s ~ Z S O  coupled over conductor 257 to the lower input under-speed condatnon 1s avoaded land the storage regtst,:i: 
iii>-;ctmn 'r p - 1 c ~  OP m~ltnv~bratorstage 255, the 0 output 60 never IS permatred to run dry Wsth ?.Pals system precase, latter- 
:or xs~.~c.r~ of wnlcl is coupled over conductor 258 to the Ree data pulses are provided 
,pte- ~ ; ~ u ~ r n r ~ c ~ ' i o n  of an AND gate 260. Schmitt trigger Vlrhlle only a part~cedlar ernbodnrnent of the present w e n -  
,\age 13' ". cou03ec over conductor 261 to the other input tnon has been described, at 16 apparent that various modnf~ca- 
"arnecr o i of AhD fitage 260, and the output connection Pions and alterataons may be made therean Bt ns therefore the 
raqz gate 2645 =s ccupled over conductor 262 to the lower 65 nntention nn the appended clams to cover all such modsficd- 
?pal conr~ec~~o? ~ffl.~n?-i3op 242 Eaons and alteraanows as may fall wathln the true spnrna ds,d 
'v cpe:~' an oC fhe jervocontrol clrcuit, precise signals in- scope of the nnventaoa 
"c ; J.Z -c a*; a: a i i ~ a ~ h  data is discharged from the storage We claim. 
eg s e. a e .ec-.~ec? over conductor 27 and passed through I In a data transfer system sncluding a tape transport, d 
7*a: -6: 950, S c 5 ~  1' t-~gger stage 254, AND gate 260, flip- 70 magnetac tape medaum for sto~sng both data ~nfo~mataon a d 
' 3 -  " i*17 -- ~ C I  244 to gate on transistor 245 and drive tirnrog information thereon, and a motor opcratlve to drnve: eke 
-2  31 7 1 *"'-e -vc:h13r Vnnng signals denotcng the rate at tape transport 
5 - - he ei,.pe sL. ft ~?gister s operated, and thus the rate at  a data storage regnster for b ccsptang s a d  data anformatlcn 
7 - i~ 32 a ?S eci 5 :  to :he storage register, are received over from the tape rnednum su"ogect to latter as the data as gatea 
*- * - .  --r - " *  
' 397 red through amplifier 228 LO Schmitt 75 nn by said tlmnng xnformatnon and For dnsch~rging th? dat.s, 
3 3 7  1,809 
9 I Q 
a tape shift register for receiving sasd timing information dry. 
from the magnet" tape mednurn to regulate the passage of 3. A data reproducing system as clarmed $9 c:?um ? "1 er1' cc  
s a ~ d  data r~formation from the magnetic tape medium said storage register includes a tape sPntf r r g ~ ~ ~ t e ~  l ~ \ q " ~  a- 
inia said 6ata storagc register, and for providing a first set anput carcuat for recemving s a d  trrnnng n ;rials ' r o ~  i ?- I-?-- 
of timing sn~qals an accordance wxrh the cycling of wid 5 n e k  tape and an output circuit for pacc:nl '"c '"%* *r"C "g  
tape shift regis:-r, a clock shift mheg:ster for recefvang signals to said digital ser.rocontrnl c'iece~et '9 anal. 2 q * " i $ F ~ ?  F 
ar-cinc rlmnng sagnal~ $0 regulate +he read out of the data at  vfhncka data is shifted Into the c,tarag- eg st-r, \~?d > i ' e 
~ ~ F o r m a a l o ~  rise data storage register, for shift register having an input circu~t ~ C Y  'eCZWL'I1R ' \ rd  t'+ pl: 
provjrdlng a sPcond set oc ilming signals in accorc'ance ss8naRs From the shift register and divid"5y r C J  ' r 
~~21th the cyclhrg of s a ~ d  clock &iff seglster, 10 auipnt circuit for passing the second rrmr;lg " g ~  1"- fo P J ~  d 
a -cadout ux?: comprzsTng a t e r p c r a v  buffer storage anay dlgWal se~vocontroi circu~t to nnlacate trbr s;, ." -. i h  . 
foT reCPP.qpnL cats ,qforzT.,~iorr yead out of sand data s5.n led, out oCthe storage rr:gnrgeT 
s;o;5;ge :egns?er, and a sh:3 register and divide hy PO cir- 8 A data rcproducrng system as cla*.-iezi L" r faa'~7 2 r \I L ' 
cult couple.:. ea s:ld &el~o~..zry 'jjfier storage ahsay, said storaac: register inciude~ 
op-r.lp,,e accord2n.,e .vrlh aece.at of 9reciLe 9rnl:ng $ 5  a. data stgrape regaster ~mcEuir~g a. ~ l r c  '17~ u"q:? d F  'P@r- )- 
vgrzars lo seoaer:~a$ly gate tno daza ;rformatron out of stages intercoupled nn a maE:s Rai,ng t Fr~j* wn-k:- c' 
saad CewDo-qu o~lfcer storage arr;-.ji asld LO provlde rows and a second number o i  c L ; ' ~ - - "  , -, l a c  m -  
precise Ginrng signals to said Storage EglsEeh cach time number of input co~?ducPors C@I.KC,~UO.I? " ~ g  ici I o aumber and sespectnvely couples e ie -oQv ,  o 4 ~ ? i . , ! ~ c  
said shib regrster and davade by BC ci*cvst ss cycied, and 263 stages for shifting data slgnak irno c,? _ cicl!ii -,*fir i~ = -la 
a contioZ circu-t, Sriin* a? er*out terminal c o u ~ l e d  to satd glster in parallel forstla?, and a n~ 7 r  7 :  + ;i"Qrj. cqx c - 
rmtar, P I ~ Q *   put ronnect,cl for receiving said first set tom also corresponding to s a d  F r - b : ~ ~  7.;- 1 -, reh9 L 
of I I P I D ~  ssgnn's indrc,-Llrl; - re  variable rate at  viiaich data taveBy coupled to the rows of s f ~ ~ r , ~ ~ ;  ,*, es s- &?I*"  -2 
is trar3sfened ikorn the tape reco;der Into the data storage data s~gnals out of sasd stolage ;c,?ii -- r-1 n # F a  c " ~ c n  
register, an6 a second ~ s ~ u t  connectlo? for receivmg sand 25 a tape sh3t register comprising 3 nun-" - , ' \ h r t C  -' a.o s~ L ,f e e  
secondset oC :rmrrag ~tgoaIs ~nd~ca:~ng the precise rate a? sespondsng to salcl second nuwbcr. I - '-+ F"(* ?ab * L 
whEcEa data ic ts?.-sferred from the dam storage regsstes ductos for receiving she tlrnring snpnuVs '.<:- b 7 c  .r, lcTn:+rk 
into the telinl;ovry buffer <+orape array, s a d  coqtrol czr- tape. a pluraTlty of output C O P P C E L I C ~  >** *e - .oi 
cult segulac nS eqexgrzatlor. oT C\e mo*or at  a sgecd such pled between said shrft stages and t+ cnis-r~, ~ ~ s : e ~ ~ ? e  
Lb3t the data storage regrcster always has data stored 30 stages in sard matHi1 for pegulaennfi V ~ C  ~ R p r + t e p ~  An of LJ 
tberean and neither oveflovvs nor runs dry signals over sand data storage reg -3a' 6 'tnd *CFr'"r6 
2. In a data reproducirg qystem inctudang a tape transport, a and another output conductor for r,'r~~ I,: r Y" * * - Y * ~  ir 
naagnetic tape Br saorzng bolh data s~gnals and tlmlng sagnaIs signals to the dsgrtai servocon:roi c , ~ c ~  f .: . d t d  t I:>- -.'? '" 
fhezcool, and a motor for dnvlng the tape transport register as cycled, and 
a storage regisle: for accepting saad data signais from the 3s a clock sh~f t  reglster comprising a n?umbrp .S f *  k $ * ~ z ~ . s ,  
magnetic tap-, 3s the data, then subjected to jntter-type es- also corresponding to sasd secolno n u ~ ~ . s c v ,  f l o ~ t  rm+- 
tor, ss gated Epl ~ r m  parallel format by said tirnmng sngnals; input conductor for recesvsng sad I r F r n  r 8 ~ ~ 6 :  rrom "be 
a aaeaFleP-to-serial conteiter rncludung a temporary buffer shift register and divlde by I0 crrcui*, a ~ ~ u - a ; . "  of wnl-i,  
sto-agc array [or receiving the d3ra signals In parallel for- conductors respectmvely coupled ~ L * I ,  CC-1 - -  '"- ' 3 : % 
mah. fzom said, siorage regester, and a shnft register and dl- 40 En the clock shift register and tire cu ~snn*  or <tc3r 
vide by H 0 c:rcuit for receiving preclse timing s~gnals from stages an said matrix for regulating the sh*linng out of ddeQ 
a master so~\rce and for gatgag the data ssgnals out of sand signals over said data storage reg*st(.l- o-i*n3" c o ~ d % , i  i rrs 
ternpomry buffer storage array at a precise, gabter-free and another output condt~ctor Pot p d - i P q  E J ~ ~ I  S C ~ C ~ I  
rate in accordance with receipt of said precnse tnming tim~ng signals to the digstal ser\o(-0*1(1~1~I CI-x L % rriZ C/
signals, and for passing a timing sig~aE to sand storage re- 45 clock sh?ft register IS cycled. 
gister cach t m e  sam garallel-to-senai converter is cycled, 5. A data reproducing system a.i clasmed In C ~ J * P I  2 IP ~ ! r  C* 
and said digital servo control circuit cornpYlie\ J f!h*l-flop . u v e  
a digital servocontrol circuit, coupled to said motor, having which is changed from a first state Po a \rcond %:,re En t r e d  
a first enput connectnon for receBving first timing signals relataon with receipt of sald second tqn n ~ ,  q:Rr8trh  'sew '1-c 
from said sea-age reglster connoting the rate at  which 51) storage reglster and w h ~ c b  In returned "vC-- i +.a % 11 
data 1s @tcd said rcggseer, and a second nnput to s a d  first state nn timed relalaon wath act:.- . s . s * -; 
connecaorr, for secenvjng second timing signals from said mg signals from the storase regsster, to conrioi e~rrqi7~a?1ouy ( !
storage register connotsag the rate at  wha& data 1s gated said motor for the appropriate Came ~n*e-v, i c i  rt;. , 'DL 
Ors210 storage regaster, thereby to drive the at level of data signals la: said storage re;*ate- 1-cta+ec..r " : B I ~ L  
a speed the always has data 55  levels so that the register neither ovefl3uis nor 6-Y 
stored thereln. and the reglster neither ovedows nor runs 
